(sigemb-info 570) DSPと組込みシステムのためのコード最適化ワークショップ

["Takeuchi, Yoshinori" <takeuchi@xxxxxxxxxxxxxxxxx>]

MLの皆様、

大阪大学の武内です。重複して受け取られた方はご容赦お願いします。

MLをお借りして、Workshop on Optimizations for DSP and Embedded
Systems (ODES)のCall for Paperの案内を送らせていただきます。

ODESは、4月2日から6日の間、Chamonix, France で開催されるCGOの
ワークショップの一つです。
論文投稿締め切りは、2月18日となっています。
投稿のご検討よろしくお願いします。

-----------------------------------------------------------------------
                     CALL FOR PAPERS - ODES-9
-----------------------------------------------------------------------

       9th Workshop on Optimizations for DSP and Embedded Systems
                                  April 2nd, 2011
                                Chamonix, France

       in conjunction with IEEE/ACM International Symposium on
                           http://www.cgo.org/
-----------------------------------------------------------------------
Conference web site: http://www.imec.be/odes
-----------------------------------------------------------------------
Call for papers:
Optimizations are crucial to meet the performance, power and
cost requirements that DSP and embedded systems have. The aim of
the ODES workshop is to give the opportunity to researchers and
practitioners working on this, to share their findings and get
feedback. We think interacting with the community is crucial to
do relevant research, and therefore ODES tries to maximize the
interaction by carefully selecting the program committee
members that review the submissions and at the workshop itself,
reserving enough time for discussion.

Topics of Interest:
Topics of interest include, but are not limited to:
- Algorithmic transformations and code/software optimization
- Hardware and software optimizations for low-power consumption
and/or code density
- Coprocessor and hardware accelerators
- Compiler techniques and code generation and optimization
techniques for algorithms and systems for Video compression, pre
and post processing
- Medical signal processing
- Frameworks for profiling and scheduling tasks
(multiple/concurrent) on various hardware
resources (single-core + hardware accelerators, dual-core,
system-on-a-chip, etc) 
- Hardware/software trade-offs with ASICs, FPGA's, DSPs,
general-purpose processors, microcontrollers, etc as building
blocks
- Retargetable compilers and reconfigurable architectures

Important dates and deadlines
Submission: February 11, 2011 Extended: February 18, 2011
Acceptance: March 4, 2011
Final version: March 21, 2011

Submission guidelines

To encourage submissions of early work and more mature work, we
are allowing two submission formats:
- *Either* a full paper, not exceeding 8 pages in length,
two-column formatting preferred.
- *Or* a set of slides, along with a brief description (1-2
pages) of the main theme of the talk.

Include the list of authors and their affiliations, addresses,
telephone and fax numbers, email addresses and the name of the
corresponding author. Please upload the submission/s by the
deadline on:
https://www.easychair.org/conferences/?conf=odes9

Problems or requests can be sent to odes.2011@xxxxxxxxx

Organization:
George Cai - Technical Chair Intel 
Tom Vander Aa - General Chair IMEC 

Program Committee:
David Albonesi Cornell University 
rancisco Barat NXP
Nitin Chandrachoodan IIT Madras
Henk Corporaal Technical University Eindhoven
Heiko Falk University of Dortmund
Yatin Hoskote Intel
Bo Huang Intel
Ravishankar Iyer Intel
Murali Jayapala IMEC
Ossi Kalevo Nokia Eric
Levander Intel
Jagadeesh Sankaran Texas Instruments
Li Shang Intel
Yoshinori Takeuchi University of Osaka
Gary Tyson Florida State University 

-----------------------------------------------------------------------